

DATA READY INDICATOR BETWEEN DIFFERENT CLOCK DOMAINS

Field of the Invention

The present invention relates to a method and/or  
5 architecture for implementing data ready indicators generally and,  
more particularly, to a method and/or architecture for implementing  
data ready indicators from one clock domain to another clock  
domain.

Background of the Invention

Two or more interconnected electronic systems (or  
subsystems) that transfer data from one system or subsystem to the  
other can have two clock domains (i.e., a first clock signal CLKA  
domain and a second clock signal CLKB domain) that operate at the  
15 same frequency (i.e., the signals CLKA and CLKB have a common base  
clock). However, the clock signals CLKA and CLKB do not  
necessarily operate in phase with each other and the data must be  
synchronized. Furthermore, since the clock signal CLKA is also  
gated via an enable signal, the clock signal CLKA is not toggling  
20 new data into the first system (or subsystem) for every cycle of

01-284

1496.00173

the signal CLKA. The first system generates an indicator signal when data is ready for transfer to the second system. The second system (or subsystem) presents an indicator signal when data has been transferred from the first clock domain (the CLKA domain) to the second clock domain (the CLKB domain) and the transferred data is synchronized and ready for further processing.

One conventional method for providing the data transfer and the data ready indicator signals is via handshaking with request and acknowledge signals. The CLKA domain asserts the request signal. When the CLKB domain has received a valid data transfer, the CLKB domain asserts the acknowledge signal and the acknowledge signal clears the request signal in the CLKA domain. However, handshaking with request and acknowledge signals has tight timing constraints and is not conducive to static timing analysis (STA). Another disadvantage of such a method is that it reduces bandwidth and increases latency.

Another conventional method for providing the data transfer and the data ready indicator signals is to implement a common enable signal for both the CLKA and the CLKB domains. However, since the enable signal is generated external to the CLKA and CLKB domains, the timing of the enable signal is critical.

It would be desirable to have an architecture and/or method for implementing data transfer and data ready indicators from one clock domain to another clock domain that (i) reduces and/or eliminates timing criticality, and/or (ii) is conducive to static timing analysis.

### Summary of the Invention

The present invention concerns a first circuit and a second circuit. The first circuit may be configured to present a first data signal and a first indicator signal in response to a first clock signal and an enable signal. The second circuit may be configured to present a second data signal and a second indicator signal in response to the first data signal, the first indicator signal and a second clock signal.

The objects, features and advantages of the present invention include providing a method and/or architecture for implementing data ready indicators from one clock domain to another clock domain that may (i) reduce and/or eliminate timing criticality, (ii) be conducive to static timing analysis, (iii) eliminate asynchronous clearing in one and/or both clock domains, (iv) transfer signals directly from one clock domain to another

clock domain, (v) eliminate the requirement for an external enable signal in one of the domains, (vi) be implemented without added latency, and/or (vii) reduce the number of system specifications required.

5

### Brief Description of the Drawings

These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

10

FIG. 1 is a block diagram of a preferred embodiment of the present invention;

FIG. 2 is a detailed block diagram of the circuit of FIG. 1; and

15

FIG. 3 is a timing diagram illustrating an operation of the present invention.

### Detailed Description of the Preferred Embodiments

20

Referring to FIG. 1, a block diagram of a circuit 100 is shown in accordance with a preferred embodiment of the present invention. The circuit 100 may be implemented to (i) transfer data from one clock domain to another clock domain and (ii)

01-284

1496.00173

indicate when data is ready for further processing (e.g., valid) from one clock domain to another clock domain. In one example, the circuit 100 may be implemented integral to a synchronous digital application specific integrated circuit (ASIC). However, the circuit 100 may be implemented in any appropriate logic and/or circuitry accordingly to meet the design criteria of a particular application.

The circuit 100 may have an input 102 that may receive a signal (e.g., CLKA\_IN), an input 104 that may receive a signal (e.g., ENABLE), an input 106 that may receive a signal (e.g., CLKB), an output 108 that may present a signal (e.g., DATA\_B), and an output 110 that may present a signal (e.g., READY\_B). The signal CLKA\_IN may be a first logic domain (e.g., a CLKA domain) clock signal. The signal ENABLE may be a control signal. The signal CLKB may be a second logic domain (e.g., a CLKB domain) clock signal. The signal DATA\_B may be an n-bit wide digital data signal, where n is an integer. The signal DATA\_B may be data that has been transferred from the first logic domain and synchronized to the second logic domain. The signal READY\_B may be an indicator signal that may indicate when the signal DATA\_B is valid (e.g.,

01-284

1496.00173

phase matched to the clock signal CLKB, synchronized, and/or ready for further processing).

The circuit 100 generally comprises a circuit 120 and a circuit 122. The circuit 120 may be implemented in the first logic domain (e.g., the CLKA domain). The circuit 122 may be implemented in the second logic domain (e.g., the CLKB domain). The circuit 120 may have an input that may receive the signal CLKA\_IN, an input that may receive the signal ENABLE, an output that may present a signal (e.g., DATA\_A), and an output that may present a signal (e.g., READY\_A). The signal DATA\_A may be an n-bit wide digital data signal. The signal READY\_A may be an indicator signal that may indicate when the signal DATA\_A is valid and/or ready for further processing (e.g., transfer from the CLKA domain to the CLKB domain). The circuit 122 may have an input that may receive the signal CLKB, an input that may receive the signal DATA\_A, an input that may receive the signal READY\_A, an output that may present the signal DATA\_B, and an output that may present the signal READY\_B.

The two logic domain clock signals CLKA\_IN and CLKB may operate at the same frequency (e.g., the signals CLKA\_IN and CLKB may relate to a base clock). However, the two logic domain clock signals CLKA\_IN and CLKB may operate with a different phase

01-284

1496.00173

relationship (e.g., out of phase with each other). The signal ENABLE is generally asserted and de-asserted via logic and/or circuitry external to the circuit 100.

The present invention may comprise an architecture and/or method to indicate in the CLKB clock domain that data is ready in the CLKA clock domain and has been registered in the CLKB domain. The signal DATA\_A is generally the data that is synchronized into the CLKB domain. The signal CLKA\_IN is generally gated in response to the signal ENABLE. The circuit 100 generally does not toggle the signal DATA\_A (e.g., transfer/read in new data) for every cycle of the clock signal CLKA\_IN. When the READY\_B signal is at a logical HIGH (e.g., 1 or "on") state, the synchronized data in the CLKB clock domain (e.g., the signal DATA\_B) is generally valid and/or ready for further processing.

Referring to FIG. 2, a detailed block diagram illustrating the circuit 100 is shown. The circuit 120 may comprise a device 130, a circuit (or device) 132, a circuit (or device) 134, and a device 136. The device 130 may be implemented as a logic gate. In one example, the device 130 may be implemented as an AND gate. However, other logic gates may be implemented accordingly to meet the design criteria of a particular

01-284  
1496.00173

application. The circuits (or devices) 132 and 134 may be implemented as registers. In one example, the circuits 132 and 134 may be implemented as D-type flip-flop circuits. However, other appropriate register circuits may be implemented accordingly to meet the design criteria of a particular application. The circuit 136 may be implemented as an inverting amplifier (e.g., an inverter).

The device 130 may have a first input that may receive the signal CLKA\_IN, a second input that may receive the signal ENABLE, and an output that may present a signal (e.g., CLKA\_GATED). The device 130 may be configured to gate the signal CLKA\_IN in response to the signal ENABLE. The signal CLKA\_GATED may be a gated version of the signal CLKA\_IN. The device 130 may be configured to generate the signal CLKA\_GATED in response to the signals CLKA\_IN and ENABLE.

The circuit 132 may have an input (e.g., a clock input) that may receive the signal CLKA\_GATED, an input (e.g., a "D" input) that may receive the signal DATA\_A, and an output (e.g., a "Q" output) that may present the signal DATA\_A. The circuit 132 may be implemented as a storage register that may clock in (toggle) and store (e.g., hold) the signal DATA\_A in the CLKA logic domain.



01-284  
1496.00173

The circuit 132 may be configured to clock in and present the signal DATA\_A in response to the signal CLKA\_GATED.

The circuit 134 may have an input (e.g., a clock input) that may receive the signal CLKA\_GATED, an input (e.g., a "D" input) that may receive a signal (e.g., READY\_A\_INV), and an output (e.g., a "Q" output) that may present the signal READY\_A. The signal READY\_A\_INV may be a digital complement (e.g., inverse) of the signal READY\_A. The circuit 136 may have an input that may receive the signal READY\_A and an output that may present the signal READY\_A\_INV. The circuit 134 may be configured to generate the signal READY\_A in response to the signals CLKA\_GATED and READY\_A\_INV. The circuit 134 may be configured to toggle for each cycle of the clock signal CLKA\_GATED (e.g., when new data is clocked into the circuit 132).

The circuit 122 may comprise a circuit (or device) 140, a circuit (or device) 142, a circuit (or device) 144, and a device 146. The circuits (or devices) 140, 142, and 144 may be implemented as registers. In one example, the circuits 140, 142 and 144 may be implemented as D-type flip-flop circuits. However, other appropriate register circuits may be implemented accordingly to meet the design criteria of a particular application. The

01-284  
1496.00173

device 146 may be implemented as a logic gate. In one example, the device 146 may be implemented as an EXCLUSIVE-OR gate. However, any appropriate logic gate may be implemented to meet the design criteria of a particular application.

5           The circuit 140 may have an input (e.g., a clock input) that may receive the signal CLKB, an input (e.g., a "D" input) that may receive the signal DATA\_A, and an output (e.g., a "Q" output) that may present the signal DATA\_B. The signal DATA\_B may be the CLKA domain signal DATA\_A clocked into the CLKB domain. The  
10           circuit 140 may be implemented as a storage register that may store (e.g., hold) and present the signal DATA\_B in the CLKB logic domain. The circuit 140 may be configured to clock in the signal DATA\_A and present the synchronized signal DATA\_B in response to the signals CLKB and DATA\_A.

15           The circuit 142 may have an input (e.g., a clock input) that may receive the signal CLKB, an input (e.g., a "D" input) that may receive the signal READY\_A, and an output (e.g., a "Q" output) that may present a signal (e.g., READY\_CURRENT\_B). The signal  
20           READY\_CURRENT\_B may be an intermediate indicator signal. The signal READY\_CURRENT\_B may be the CLKA domain signal READY\_A clocked into the CLKB domain. The circuit 142 may be configured to

01-284

1496.00173

clock in the signal READY\_A and present the signal READY\_CURRENT\_B in response to the signals CLKB and READY\_A.

The circuit 144 may have an input (e.g., a clock input) that may receive the signal CLKB, an input (e.g., a "D" input) that may receive the signal READY\_CURRENT\_B, and an output (e.g., a "Q" output) that may present a signal (e.g., READY\_LAST\_B). The signal READY\_LAST\_B may be an intermediate indicator signal. The signal READY\_LAST\_B may be the signal READY\_CURRENT\_B delayed by one cycle of the signal CLKB. The circuit 144 may be configured to generate the signal READY\_LAST\_B in response to the signals CLKB and READY\_CURRENT\_B.

The device 146 may have a first input that may receive the signal READY\_CURRENT\_B, a second input that may receive the signal READY\_LAST\_B, and an output that may present the signal READY\_B. The device 146 may be configured to generate the signal READY\_B in response to the signals READY\_CURRENT\_B and READY\_LAST\_B.

The signal READY\_A may be clocked into the CLKB domain as the signal READY\_CURRENT\_B. The signal READY\_LAST\_B is generally the signal READY\_CURRENT\_B delayed by one cycle of the signal CLKB. The data ready indicator signal in the CLKB clock domain (e.g., the

01-284

1496.00173

signal READY\_B) may be generated via a logical EXCLUSIVE-OR of the  
READY\_CURRENT\_B and the READY\_LAST\_B signals. The signal READY\_B  
may be a logical HIGH when the signal READY\_CURRENT\_B is different  
from the previous signal READY\_CURRENT\_B (e.g., the signal  
5 READY\_LAST\_B).

Referring to FIG. 3, a timing diagram 200 illustrating  
example waveforms of the circuit 100 is shown. In the CLKA logic  
domain, (i) a waveform 202 may be a waveform of the signal CLKA\_IN,  
(ii) a waveform 204 may be a waveform of the signal ENABLE, (iii)  
10 a waveform 206 may be a waveform of the signal CLKA\_GATED, (iv) a  
waveform 208 may be a waveform of the signal DATA\_A, and (v) a  
waveform 210 may be a waveform of the signal READY\_A. In the CLKB  
logic domain, (i) a waveform 220 may be a waveform of the signal  
CLKB, (ii) a waveform 222 may be a waveform of the signal DATA\_B,  
15 (iii) a waveform 224 may be a waveform of the signal  
READY\_CURRENT\_B, (iv) a waveform 226 may be a waveform of the  
signal READY\_LAST\_B, and (v) a waveform 228 may be a waveform of  
the signal READY\_B.

In one example operation, the signal ENABLE may be  
20 asserted (e.g., a logical HIGH) at a time 240. When the signal  
CLKA\_IN cycles to a logical HIGH (e.g., a time 242), the signal

01-284

1496.00173

CLKA\_GATED may be generated as a logical HIGH. After a delay from the time 242 to a time 244, the signal DATA\_A may be toggled to a value (e.g., A) and the signal READY\_A may be generated as a logical HIGH. The signal ENABLE may remain asserted as a logical HIGH.

When the signal CLKB is asserted as a logical HIGH (e.g., a time 246) and after a delay to a time 248 (i) the value of the signal DATA\_A (e.g., A) may be clocked into the CLKB logic domain as the signal DATA\_B and (ii) the signal READY\_A may be clocked into the CLKB logic domain as the signal READY\_CURRENT\_B. The signal READY\_B may be generated and presented at a logical HIGH state. The delay from the time 242 to the time 244 may be a latency in the circuits 120 and 122. The delay from the time 246 to the time 248 may be equal to the delay from the time 242 to the time 244. The signal CLKA\_IN may cycle to a logical HIGH at a time 250. After a delay to a time 252, the signal DATA\_A may be toggled to a new value (e.g., B). The signal READY\_A may be de-asserted (e.g., a logical LOW). The delay from the time 250 to the time 252 may be equal to the delay from the time 242 to the time 244.

The signal ENABLE may be de-asserted at a time 254. When the signal CLKA\_IN cycles to a de-asserted state (e.g., a time

01-284  
1496.00173

256), the signal CLKA\_GATED may be de-asserted. When the signal CLKB cycles to a logical HIGH (e.g., a time 258) and after a delay to a time 260, (i) the signal DATA\_B may be clocked to the value B, (ii) the signal READY\_CURRENT\_B may be de-asserted, and (iii) the signal READY\_LAST\_B may be generated as a logical HIGH. The delay from the time 258 to the time 260 may be equal to the delay from the time 242 to the time 244. When the signal CLKB next cycles to a logical HIGH (e.g., a time 262) and after a delay to a time 264, the signals READY\_LAST\_B and READY\_B may be de-asserted. The delay from the time 262 to the time 264 may be equal to the delay from the time 242 to the time 244.

In another example operation, the signal ENABLE may be asserted at a time 270. When the signal CLKA\_IN cycles to a logical HIGH (e.g., a time 272), the signal CLKA\_GATED may be generated as a logical HIGH. After a delay from the time 272 to a time 274, the signal DATA\_A may be toggled to a new value (e.g., C) and the signal READY\_A may be generated as a logical HIGH. The delay from the time 272 to the time 274 may be equal to the delay from the time 242 to the time 244.

The signal ENABLE may be de-asserted at a time 276. When the signal CLKA\_IN cycles to a de-asserted state (e.g., a time

01-284  
1496.00173

278), the signal CLKA\_GATED may be de-asserted. When the signal CLKB cycles to a logical HIGH (e.g., a time 280) and after a delay to a time 282, (i) the signal DATA\_B may be clocked to the value C, (ii) the signal READY\_A may be clocked into the CLKB logic domain as the signal READY\_CURRENT\_B, and (iii) the signal READY\_B may be generated as a logical HIGH. The delay from the time 280 to the time 282 may be equal to the delay from the time 242 to the time 244.

The signal ENABLE may be re-asserted as a logical HIGH at a time 290. The signal CLKB may cycle to a logical HIGH at a time 292. After a delay to a time 294, the signal READY\_LAST\_B may be generated as a logical HIGH and the signal READY\_B may be de-asserted. The delay from the time 292 to the time 294 may be equal to the delay from the time 242 to the time 244. The signal CLKA\_IN may cycle to a logical HIGH at a time 296. The signal CLKA\_GATED may be generated as a logical HIGH. After a delay to a time 298, the signal DATA\_A may be toggled to a new value (e.g., D) and the signal READY\_A may be de-asserted. The delay from the time 296 to the time 298 may be equal to the delay from the time 242 to the time 244.

The signal ENABLE may be de-asserted at a time 300. At a time 302 the signal CLKA\_IN may cycle to a de-asserted state and the signal CLKA\_GATED may be de-asserted. The signal CLKB may cycle to a logical HIGH at a time 304. After a delay to a time 306 the value of the signal DATA\_A (e.g., D) may be clocked into the CLKB domain as the signal DATA\_B. The signal READY\_CURRENT\_B may be de-asserted and the signal READY\_B may be generated as a logical HIGH. The delay from the time 304 to the time 306 may be equal to the delay from the time 242 to the time 244. The signal CLKB may cycle to a de-asserted state at a time 308 and to a logical HIGH state at a time 310. After a delay to a time 312, the signals READY\_LAST\_B and READY\_B may be de-asserted.

The present invention may be analyzed using static timing analysis (STA). The use of STA may reduce the time and cost required for simulation, prototyping, debugging, etc. of the logic and/or circuitry where the present invention is implemented when compared to conventional clock domain to clock domain indicator circuits. The present invention may be implemented having an enable signal for only one of the clock domains. The present invention may have increased bandwidth and minimal latency when compared to conventional clock domain to clock domain indicator



circuits. Timing specifications for the enable signal for the single domain may be less critical when compared to conventional circuits where an enable signal is implemented for two or more clock domains.

5           The various signals of the present invention are generally "on" (e.g., a digital HIGH, or 1) or "off" (e.g., a digital LOW, or 0). However, the particular polarities of the on (e.g., asserted) and off (e.g., de-asserted) states of the signals may be adjusted (e.g., reversed) accordingly to meet the design  
10 criteria of a particular implementation. Additionally, inverters may be added to change a particular polarity of the signals.

          The present invention may also be implemented by the preparation of CPLDs, FPGAs, or by interconnecting an appropriate network of conventional component circuits, as is described herein,  
15 modifications of which will be readily apparent to those skilled in the art(s).

          While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes  
20 in form and details may be made without departing from the spirit and scope of the invention.